

# UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.			
10/062,423	02/05/2002	Kazuyoshi Arimura	024016-00026	4088			
	7590 12/28/2007 XINTNER PLOTKIN & I	CAHN. PLLC	EXAM	EXAMINER			
Suite 600			BHATTACHARYA, SAM				
	cut Avenue, N.W.		ART UNIT	PAPER NUMBER			
washington, D	Washington, DC 20036-5339			2617			
			MAIL DATE	DELIVERY MODE			
			12/28/2007	PAPER			

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

<del></del>		Applicatio	n No.	Applicant(s)				
Office Action Summary		10/062,423 Examiner		ARIMURA, KAZUYOSHI				
				Art Unit				
		Sam Bhatta	acharya	2617				
	The MAILING DATE of this communication app			orrespondence add	ress			
Period for	or Reply							
WHIC - Exte after - If NC - Faile Any	IORTENED STATUTORY PERIOD FOR REPLICATION OF THE MAILING DISTRICT OF THE MAILI	ATE OF THI  136(a). In no ever  will apply and will  cause the appli	IS COMMUNICATION  nt, however, may a reply be tirn  expire SIX (6) MONTHS from cation to become ABANDONE	N. nely filed the mailing date of this con D (35 U.S.C. § 133).				
Status								
1)	Responsive to communication(s) filed on							
2a) <u></u>		ction is <b>FINAL</b> . 2b) This action is non-final.						
3)	3) Since this application is in condition for allowance except for formal matters, prosecution as to the							
	closed in accordance with the practice under	⊏х раπе Qu	ayıe, 1935 C.D. 11, 40	JJ U.G. 213.				
Disposit	tion of Claims							
4)🖂	Claim(s) 1-24 is/are pending in the application	١.						
	4a) Of the above claim(s) is/are withdra	wn from cor	nsideration.	·				
<i>,</i> —	Claim(s) is/are allowed.							
	Claim(s) <u>16 and 17</u> is/are rejected.	1 to						
/)⊠ ⊓/a	Claim(s) <u>1-12,14,15 and 18-24</u> is/are objected Claim(s) are subject to restriction and/o	or election re	equirement.					
الــار <sup>ن</sup>	Claim(s) are casjoot to receive and		•					
	tion Papers							
9)[	The specification is objected to by the Examin	er.	ahingtad ta bu tha	Evaminor	•			
10)	The drawing(s) filed on is/are: a) ☐ acc	cepted or b)	objected to by the	⊑xammer. e 37 CFR 1 85(a)				
	Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct	tion is require	ed if the drawing(s) is ob	ejected to. See 37 CF	R 1.121(d).			
11)	The oath or declaration is objected to by the E	xaminer. No	te the attached Office	Action or form PT	O-152.			
-	under 35 U.S.C. § 119		425 H O O C 440/-	) (d) or (f)				
	Acknowledgment is made of a claim for foreign	n priority und	ger 35 U.S.C. 9 119(8	ij-(u) or (i).				
а	) All b) Some * c) None of: 1. Certified copies of the priority documen	nts have bee	n received.					
	2. Certified copies of the priority document	its have bee	n received in Applicat	ion No				
	3. Copies of the certified copies of the prior	ority docume	ents have been receiv	ed in this National	Stage			
	application from the International Burea	au (PCT Rul	e 17.2(a)).					
*	See the attached detailed Office action for a lis	t of the certi	fied copies not receive	ed.				
Attachme	ent(s)							
1) 🛛 Not	tice of References Cited (PTO-892)	•	4) Interview Summar Paper No(s)/Mail D					
	tice of Draftsperson's Patent Drawing Review (PTO-948) promation Disclosure Statement(s) (PTO/SB/08)		5) Notice of Informal					
, <del></del>	per No(s)/Mail Date		6) Other:					

10/062,423 Art Unit: 2617

#### **DETAILED ACTION**

## Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 1. Claims 1-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent 6,369,622 (Lim et al.) in view of U.S. Patent 6,529,051 (Tokumitsu et al.) and Rey (US 7,298,808).

As to claim 1, Figure 1 in Lim shows a frequency multiplier (100) (see Col. 2, lines 34-54) comprising:

a phase shift section (121) for generating at least one phase shift signal for a fundamental signal (see Col. 2, lines 45-49 and Col. 3, lines 38-42);

a waveform combining section (141) for generating a combined waveform by combining the fundamental signal with the phase shift signal (see Col. 3, lines 53-56); and

a comparator section (131, 132) for comparing a waveform with a comparison threshold value (see Col. 3, lines 48-61).

Lim fails to disclose combining signal waveforms of the same polarity obtained by waverectifying the fundamental signal and a phase shift signal.

However, in an analogous art, Tokumitsu discloses a frequency multiplier which combines signal waveforms of the same polarity obtained by wave-rectifying the fundamental signal and a phase shift signal. See col. 1, lines 32-45 and col. 5, lines 26-37. Therefore, it

10/062,423

Art Unit: 2617

would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the frequency multiplier of Lim by including this feature taught in Tokumitsu for the purpose of canceling the fundamental and odd harmonics while enhancing the even harmonics.

The combination of Lim and Tokumitsu fails to disclose comparison with a variable threshold value to output the waveform. However, Rey discloses this feature at col. 1, lines 45-57. Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the frequency multiplier of Lim and Tokumitsu by including this feature taught in Rey for the purpose of taking into account variations at different points in the waveform.

As to claim 2, the Lim reference discloses the frequency multiplier according to claim 1, further comprising a level shift section for shifting amplitude levels of at least any one of the fundamental signal and the phase shift signal prior to the generation of the combined waveform (see Col. 3, lines 33-35).

As to claim 3, the Lim reference discloses the frequency multiplier according to claim 1, wherein the phase shift section comprises a phase inverting section (see Col. 2, lines 45-49 and Col. 3, lines 38-42).

As to claim 4, the Lim reference discloses the frequency multiplier according to claim 3, wherein the phase inverting section comprises a differential pair (see Col. 2, lines 45-49 and Col. 3, lines 38-42).

As to claim 5, the Lim reference discloses the frequency multiplier according to claim 1, wherein the phase shift section comprises at least one of a phase advancing section and a phase

10/062,423 Art Unit: 2617

delaying section for generating the phase shift signal having a prescribed phase difference with respect to the fundamental signal (see Col. 2, lines 45-54 and Col. 3, lines 38-42).

As to claim 6, the Lim reference discloses the frequency multiplier according to claim 5, wherein the at least one of the phase advancing section and the phase delaying section comprises one of a capacitive load element and an inductive load element (see Col. 2, lines 45-54).

As to claim 7, the Lim reference discloses the frequency multiplier according to claim 1, wherein the comparator section can adjust the comparison threshold value as appropriate (see Col. 3, line 57 to Col. 4, line 5).

As to claim 8, the Lim reference discloses the frequency multiplier according to claim 2, wherein the level shift section can adjust the amplitude levels as appropriate for each of the fundamental signal and the phase shift signal (see Col. 3, lines 33-35).

As to claim 9, the Lim reference discloses the frequency multiplier according to claim 2, wherein the level shift section comprises a switching control section for switching, as appropriate, driving ability for each of the fundamental signal and the phase shift signal (see Col. 5, lines 5-22, 41-49, and Figure 3).

As to claim 10, the Lim reference discloses the frequency multiplier according to claim 9, wherein the driving ability is a size of a transistor for outputting the fundamental signal or the phase shift signal (see Col. 5, lines 32-40).

As to claim 11, the Lim reference discloses the frequency multiplier according to claim 9, wherein the driving ability is a current value of a driving current source for outputting the fundamental signal or the phase shift signal (see Col. 5, lines 32-40).

10/062,423 Art Unit: 2617

As to claim 12, the Lim reference discloses the frequency multiplier according to claim 9, wherein the driving ability is a size of a load element for determining a voltage level of the fundamental signal or the phase shift signal (see Col. 5, lines 32-40).

2. Claim 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent 6,369,622 (Lim et al.) in view of U.S. Patent 6,529,051 (Tokumitsu et al.) and U.S. Patent 6,545,481 (Emberty et al.).

As to claim 14, Lim-Emberty discloses the frequency multiplier according to claim 13, wherein the rectifier section comprises a full-wave rectifier section (Emberty: see Col. 3, lines 62-65 and Figure 3).

3. Claims 15 and 18-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent 6,369,622 (Lim et al.) in view of U.S. Patent 6,529,051 (Tokumitsu et al.) and Otaka (U.S. Patent 6,100,731) and further in view of Emberty et al. (U.S. Patent 6,545,481).

As to claim 15, the combination of Lim and Tokumitsu discloses the frequency multiplier according to claim 1, comprising a first level shift section for biasing an input terminal by proper DC voltages (see Col. 4, lines 3-7 and Figure 2). However, it does not disclose an input differential pair for receiving the fundamental signal at at least one of differential input terminals thereof, and for outputting differential output signals; a first level shift section for biasing the differential input terminals by proper DC voltages, respectively; a full-wave rectifier section for full-wave-rectifying the differential output signals; and a first comparator section for comparing

10/062,423 Art Unit: 2617

a full-wave-rectified signal that is output from the full-wave rectifier section with a reference voltage as the comparison threshold value.

The Otaka reference teaches an input differential pair for receiving the fundamental signal at at least one of differential input terminals thereof, and for outputting differential output signals, and a first level shift section for biasing the differential input terminals by proper DC voltages, respectively (see Col. 5, line 64 to Col. 6, line 43 and Figures 7-8).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the frequency multiplier of Lim and Tokumitsu to further comprise an input differential pair for receiving the fundamental signal at at least one of differential input terminals thereof, and for outputting differential output signals, and a first level shift section for biasing the differential input terminals by proper DC voltages, respectively, as taught by Otaka, in order to support and be able to level shift differential input signals.

However, Lim-Tokumitsu-Otaka does not disclose a full-wave rectifier section for full-wave-rectifying the differential output signals, and a first comparator section for comparing a full-wave-rectified signal that is output from the full-wave rectifier section with a reference voltage as the comparison threshold value. The Emberty reference teaches a full-wave rectifier section for full-wave-rectifying the differential output signals (see Col. 3, lines 62-65 and Figure 3), and a first comparator section for comparing a full-wave-rectified signal that is output from the full-wave rectifier section with a reference voltage as the comparison threshold value (see Col. 4, lines 10-11 and Figure 3).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the frequency multiplier of Lim-Tokumitsu-Otaka to further

10/062,423

Art Unit: 2617

comprise a full-wave rectifier section for full-wave-rectifying the differential output signals, and a first comparator section for comparing a full-wave-rectified signal that is output from the full-wave rectifier section with a reference voltage as the comparison threshold value, as taught by Emberty, in order to provide a threshold detection.

As to claim 18, Lim-Tokumitsu -Otaka-Emberty discloses the frequency multiplier according to claim 15, further comprising: two or more input differential pairs for receiving the fundamental signal and the at least one phase shift signal having the prescribed phase difference with respect to the fundamental signal (Otaka: see Col. 5, line 64 to Col. 6, line 23 and Figure 7); and one of a phase advancing section and a phase delaying section for generating each phase shift signal individually (Otaka: see Col. 3, lines 41-50).

As to claim 19, Lim-Tokumitsu -Otaka-Emberty discloses the frequency multiplier according to claim 15, wherein the first level shift section further comprises a switching control section for switching, as appropriate, sizes of transistors of a transistor pair of the input differential pair or resistance values of load resistors of the input differential pair (Otaka: see Col. 5, line 64 to Col. 6, line 43 and Figures 7-8).

As to claim 20, Lim-Tokumitsu -Otaka-Emberty discloses the frequency multiplier according to claim 15, wherein load resistors that are connected to the input differential pair are active loads including MOS transistors (Otaka: see Col. 6, lines 1-14 and Col. 7, lines 13-15), and the first level shift section further comprises a switching control section for switching and controlling bias voltages for gate terminals of the respective MOS transistors (Otaka: see Col. 6, lines 24-27 and Figures 7-8).

10/062,423 Art Unit: 2617

As to claim 21, Lim-Tokumitsu-Otaka-Emberty discloses the frequency multiplier according to claim 15, wherein load resistors that are connected to the input differential pair are active loads including bipolar transistors (Otaka: see Col. 6, lines 1-14 and Col. 7, lines 13-15), and the first level shift section comprises a switching control section for switching and controlling base currents flowing through base terminals of the respective bipolar transistors (Otaka: see Col. 6, lines 24-27 and Figures 7-8).

As to claim 22, Lim-Tokumitsu-Otaka-Emberty discloses the frequency multiplier according to claim 18, wherein the first level shift section comprises a switching control section for switching and controlling current values of bias current sources for driving the input differential pairs (Otaka: see Col. 5, line 64 to Col. 6, line 43 and Figures 7-8).

4. Claim 23 is rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent 6,369,622 (Lim et al.) in view of U.S. Patent 6,529,051 (Tokumitsu et al.) and Rey, and Takahashi (U.S. Patent 6,072,374).

As to claim 23, the combination of Lim and Tokumitsu discloses the frequency multiplier according to claim 1. However, it does not disclose an FM modulator, wherein the fundamental signal is obtained by frequency-modulating an original signal with the FM modulator when the original signal is a frequency signal. The Takahashi reference teaches an FM modulator, wherein the fundamental signal is obtained by frequency-modulating an original signal with the FM modulator when the original signal is a frequency signal (see Col. 2, lines 48-61 and Figures 1-3).

10/062,423

Art Unit: 2617

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the frequency multiplier of Lim and Tokumitsu to further comprise an FM modulator, wherein the fundamental signal is obtained by frequency-modulating an original signal with the FM modulator when the original signal is a frequency signal, as taught by Takahashi, in order to generate a FM modulated signal.

5. Claim 24 is rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent 6,369,622 (Lim et al.) in view of U.S. Patent 6,529,051 (Tokumitsu et al.) and Rey and Dougherty (U.S. Patent 4,658,323).

As to claim 24, the combination of Lim and Tokumitsu discloses the frequency multiplier according to claim 1. However, it does not disclose a V/F converter, wherein the fundamental signal is a frequency signal obtained by converting an original signal with the V/F converter when the original signal is a voltage signal. The Dougherty reference teaches a V/F converter, wherein the fundamental signal is a frequency signal obtained by converting an original signal with the V/F converter when the original signal is a voltage signal (see Col. 2, lines 32-38, Col. 5, lines 48-52, Figures 1 and 7).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the frequency multiplier of Lim and Tokumitsu to further comprise a V/F converter, wherein the fundamental signal is a frequency signal obtained by converting an original signal with the V/F converter when the original signal is a voltage signal, as taught by Dougherty, in order to convert a voltage analog signal into a frequency.

10/062,423 Art Unit: 2617

### Allowable Subject Matter

- 6. Claims 16-17 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 7. The following is a statement of reasons for the indication of allowable subject matter: claims 16 and 17 are objected to for the reasons stated in the previous Office action.

### Response to Arguments

2. Applicant's arguments with respect to the claims have been considered but are moot in view of the new ground(s) of rejection.

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Sam Bhattacharya whose telephone number is (571) 272-7917. The examiner can normally be reached on Weekdays, 9-6, with first Fridays off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, George Eng can be reached on (571) 272-7495. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

10/062,423 Art Unit: 2617

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <a href="http://pair-direct.uspto.gov">http://pair-direct.uspto.gov</a>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

M. C